Intel has received a lot of criticism about losing its cadence in semiconductor node steps. Part of the criticism was over naming the features used for defining a node. Should it be the width of the gate, the length, how do you address 3D, stacking, and wrapping? No simple answer. If you think you might live long enough, you could ...
TechWatch is the front line of JPR information gathering service, comprising current stories of interest to the graphics industry spanning the core areas of graphics hardware and software, workstations, gaming, and design.
A subscription to TechWatch includes 4 hours of consulting time to be used over the course of the subscription.
Already a subscriber? Login below