In a burst of hey-kids-let’s-put-on-a-show, Autodesk kicked off its Real 2015 conference on a beautiful February day at San Francisco’s Fort Mason. The site, a reclaimed military base, is a longtime center for the city’s experimenters, artists, and young entrepreneurs, and that’s how Autodesk wants to see itself as it builds new business it sees growing in the spaces between the computer graphics capabilities it has built and acquired and the opportunities to connect that technology with the real world. – Read more on Autodesk and Real 2015 at: GraphicSpeak
Related posts
AI processorsAutomotiveedgeTI
TI’s TDA4VM puts AI at the automotive edge
The Jacinto 7 SoC integrates an 8 TOPS MMA, C7x DSPs, and ASIL-D safety in one device.
AINPUONNX RuntimeSemidynamics
Semidynamics ships Inferencing Tools to speed model bring-up on Cervell
Company adds an application-level path from trained model to Cervell deployment
Will AXG survive Gelsinger’s axe?
Five years of no results in the midst of dumping businesses
Recent products
AI Processors in Wearables Report
(Buyer will receive $300 coupon, good for 90 days, toward any other JPR AIP report)
Jon Peddie Research’s AI Processors in Wearables report is a supply-side report analyzing the emerging class of SoCs designed for AI inference at the edge.
The Wearables in AI report defines the SoCs used in wearables and how they are used.
The report also contains information about the companies, their technologies and products, and the approaches each company is taking.
SoCs used in wearables are not a replacement for GPUs or NPUs — they are typically highly efficient, low-power chips that sell in medium- to high-volume devices. This JPR report covers the architecture, competitive landscape, and commercial trajectory of wearable SoCs from Whoop 4.0 / 5.0, Fitbit Air, Oura Ring 4, Amazfit Helio, Polar Loop, and Garmin Cirqa.
FPGAs in AI Report
(Buyer will receive $300 coupon, good for 90 days, toward any other JPR AIP report)
Jon Peddie Research’s FPGAs in AI report is a supply-side report; it covers the companies building field-programmable chips for AI inference at the edge and in the cloud, and IoTs.
The FPGAs in AI report defines FPGA processors and how they are used.
The report also contains information about the companies in this segment and their technology and products, as well as the approaches each company is taking.
FPGA processors are not a replacement for GPUs or NPUs — they are typically used as test chips and low-volume devices where the time and cost of designing and building an ASIC don’t make sense. The JPR report covers the architecture, competitive landscape, and commercial trajectory of FPGAs for AI chips from Altera/Intel, AMD/Xilinx, Flex Logix, Lattice Semiconductor, and QuickLogic.
Neuromorphic AI Processors Report
(Buyer will receive $300 coupon, good for 90 days, toward any other JPR AIP report)
Jon Peddie Research’s Neuromorphic AI Processors report is a supply-side report; it covers the companies building neuromorphic compute processors.
The Neuromorphic AI Processors report defines neuromorphic AI processors and how they are used. The report also contains information about the companies in this segment and their technology and products, as well as the approaches each company is taking.
The broad neuromorphic landscape divides into three main categories. Digital SNN processors implement spike-based computation using CMOS logic. Analog and mixed-signal designs process signals in continuous domains to improve efficiency. A third group adopts neuromorphic principles without relying on spike timing, instead using digital, analog, or photonic methods to accelerate AI workloads.